Abstract: Silicon waveguides fabricated on silicon-on-insulator wafers are leaky in nature. This fact puts a lower bound on the insulator thickness in silicon photonic structures as integrated with compact electronic devices. We examine this constraint from the angle of finite gain compensation for leakage loss using III-V semiconductor gain media bonded to passive silicon waveguides. With a reasonable magnitude of available gain, we find that an insulator layer thinner than 320 nm could support the fundamental quasi-transverse-electric mode of silicon waveguides with a core thickness around 170 nm. This may enable the integration of photonic devices with compact electronic counterparts for radio-frequency and analog applications. Furthermore. size reductions to the level of partially depleted electronic devices might be possible if the leakage loss need not be fully compensated, or the gain limit could be raised
Introduction
Silicon (Si) photonic and micro/nanoelectronic devices could be potentially fabricated on one siliconon-insulator (SOI) chip, which naturally brings about the integration between photonic and electronic systems [1] - [4] . The insulator, typically silicon dioxide (SiO 2 ) and denoted as buried oxide (BOX), plays important but different roles in these two categories of devices. In photonics, the insulator acts as a low-index layer which helps guide waves in the top Si layer. In electronics, on the other hand, it is introduced to reduce the parasitic capacitance and provide electrical isolation [5] . The BOX in Si photonics is usually micron thick while for electronics, it ranges from 10 to 400 nm, depending on the detail of devices.
While there has been significant progress on the manipulation of optical signals in Si photonics [6] - [13] , direct integrations with the cutting-edge electronic system on the same SOI chip remain tricky [3] , [4] . In fact, hybrid rather than direct integrations between the two systems are suggested [4] . The challenge physically originates from very different (de Broglie) wavelengths of photons and electrons. The modes in Si photonic WGs are leaky [14] due to the higher refractive index of Si substrates than that of BOX. The BOX beneath generic Si photonic devices has to be micron thick so that photons barely tunnel from waveguides (WGs) to Si substrates. However, if a dense electronic system responsible for electrical signal processing should share the same SOI chip, such a thickness might be excessively large. The mismatch, for example, can be remarkable for 10-nm-scale transistors accompanied by ultra-thin BOX with a 10 to 30-nm thickness [15] - [17] (in fact, the very thin top Si is also hardly guiding in this case).
Optical interconnects for electronic chips are one promising usage of Si photonics [18] . The photonic modules act as the input or output stages of electronic systems and are responsible for electrical-optical conversions and vice versa. The signals are transmitted optically through fibers rather than electrically through copper wires, and the bandwidth limit of electrical signals could be bypassed. Although the integration of photonic and electronic devices on the same chip is not required for optical interconnects nowadays, the bandwidth issue will be encountered at the intra-chip level someday. As the system architecture turns more complicated, the wiring delay and bandwidth limit within a chip become non-negligible due to the faster memory operation and more dynamic communication among electronic modules [19] - [23] . Connecting a few key electronic blocks with photonic components may satisfy the demand for bandwidth, but the compatibility issue of photonics and electronics appears inevitable. This potential usage and accompanied concern motivate us to reexamine that to what extent, the insulator thickness can be scaled down while optical signals still propagate properly in Si photonic WGs.
The conventional view on this issue is aimed at the propagation loss due to leakage of WG modes. With a given level of such losses at the target wavelength, an insulator thickness that grants the smaller leakage loss than the designated tolerance is adopted. This criterion leads to a micron insulator thickness commonly adopted in Si photonics nowadays. In fact, there have been attempts to lower the leakage loss by removing the Si beneath thin BOX [19] , [23] . In this work, we take the less conservative view on this issue, assuming that hybrid III-V photonic devices bonded to passive Si WGs [24] - [27] may compensate the leakage loss with gain. This scheme of semiconductor optical amplifiers [25] may loosen the constraint due to leakage loss and sustain the modal propagation in the presence of thin BOX. While we focus on gain compensation, it is likely that the leakage loss is still serious in passive segments not covered by active media. In addition, the micron BOX still has its own relevance to other components of photonic systems. Further work is required to compromise various issues on the BOX thickness.
The limit of insulator thicknesses in the presence of gain is determined by features of the WG modes, how large the material gain of III-V semiconductors can reach, and how well the active region overlaps with modal profiles. We will consider the semiconductor bulk and multiple quantum wells (MQWs) as gain media (set to indium gallium arsenide in both cases, though unessential in calculations). It will be shown that in the presence of gain and an additional top oxide (TOX) layer which helps confine the mode in a 170 nm thick WG core, the full compensation for the leakage loss of the fundamental quasi-transverse-electric (quasi-TE) mode could be achieved before the insulator thickness is reduced to 320 nm. If some leakage loss may be tolerated by the system, or the gain limit of III-V semiconductors could be raised, these sizes of BOX and Si cores might be further reduced to the regime of partially depleted (PD) complementary metal-oxide-semiconductor (CMOS) devices. This would push the integration of photonics and electronics one step forward.
On the other hand, integrating SOAs on SOI chips may bring in unwanted effects. One such example is the raised power consumption which is critical for interconnects of dense electronic systems [28] . Let us take a generic c-band SOA with an operation current of 600 mA at a bias voltage of 1.3 V as an illustration. Its typical power consumption P is 780 mW. If we assume a chip clock rate C of 10 GHz, the corresponding energy per bit E b is P/C = 78 pJ/bit, much larger than what is achievable with electronic interconnects (less than 1 pJ/bit) [28] . In fact, the power consumption is usually the bottleneck for on-chip applications of light-emitting devices, and hence the proposed scheme still has a long way to go. For practicality, the power consumption from SOAs must be reduced. For example, SOAs should be only utilized to link the main electronic blocks on one chip, that is, the number of SOAs needs to be optimized. The operation current of SOAs might be lowered since only the (partial) field compensation rather than amplification is required. The structure optimization of SOAs and enhanced overlap with optical modes can also improve the usage of injection currents and lower the power P and reduce the energy per bit E b . In addition, if the power supply of SOAs could be separated from those of chips, the more flexibility on the power budget might be gained for E b . The other issue is the noise introduced by the broadband amplified spontaneous emission (ASE) of SOAs. The noise may increase the bit error rate at receiver (detector) ends. In addition, the ASE outside the spectral window of interest not only contributes to the noise level but also clamps the available gain for optical signals at the designated wavelength. The grating-based band-pass filter fabricated on Si-photonic WGs may be implemented at receiver ends to remove the ASE away from the wavelength of interest. On the other hand, the noise around the signal wavelength is in general unavoidable. In that case, the power level of the input signal needs to be sufficiently high for a decent signal-to-noise ratio.
In this work, we look into the possibility for further reducing the insulator thickness in Si photonics by compensating the leakage loss with gain. This issue could be critical for direct integrations between the photonic and nanoscale electronic systems on one SOI chip. Additional topic such as the complexity of fabrications and integrations would all represent the challenges to the proposed scheme. They may be discovered as the practical implementation is carried out and will require further considerations and engineering insights.
The remaining of this work is organized as follows. In Section II, we will briefly describe the geometry of leaky WGs in our model. We then introduce our theoretical approach in Section III. The numerical results will be presented and analyzed in Section IV. A conclusion will be summarized in Section V.
Geometry of Leaky Waveguide
The cross section of a leaky Si WG in our model is shown in Fig. 1 . The WG core is located on the BOX and isolated from other parts of the top Si by two air trenches whose widths W air are sufficiently large to prevent the power leakage from sidewalls. The WG core has a width W WG and height t Si , and the BOX has a thickness t BOX . The III-V semiconductor which acts as the gain medium is composed of indium phosphide (InP) and indium gallium arsenide lattice matched to InP (In 0.53 Ga 0.47 As). A TOX layer with a thickness t TOX will be deposited on the bottom side of III-V semiconductor before the whole piece is bonded to the top of Si WG. The purpose of TOX layers is to avoid the excessive mode squeezing into III-V semiconductors, but the decent overlap between the modal field and gain medium still needs to be attained. In a compact photonic circuit, the WG bending is inevitable, and hence we would also study the effect of curvature radius R (end point set at the WG center) on the leakage loss. Carriers are injected into the active region a made of In 0.53 Ga 0.47 As (bulk or MQWs interlaced by InGaAsP barriers) through the two InP layers. The thickness of the active layer is t a , and those of the two InP layers are t c1 and t c2 , respectively. The width of the active layer is W a . We note that even though the TOX is utilized to confine the mode in the WG core, the modal field may still spread into the top InP layer. To limit the field spreading, we would adopt a narrow top InP layer and utilize the metal contact above it to block the mode in the III-V semiconductor. This scheme, however, would introduce some optical loss from the metal (much smaller than the leakage loss in the cases presented later).
Theoretical Approach
The field E n (r, ω) of mode n propagating along the z direction (perpendicular to the xy plane of the WG cross section) at a frequency ω can be expressed as
where e n (ρ, ω) is the transverse modal profile; ρ is the transverse coordinate of position r; and β n (ω) is the complex propagation constant. In absence of any material loss and gain, the modal loss α n (ω) solely reflects the leakage loss and is related to the imaginary part of β n (ω) as
where c is the speed of light in vacuum. The numerical calculations of e n (ρ, ω) and β n (ω) are carried out using developed modal solvers [29] - [32] with perfectly matched layers inserted at boundaries of the computation domain. This setup models the open space of Si substrates and brings in the imaginary part of β n (ω) under finite-size computation domains. However, the transverse profile e n (ρ, ω) in fact diverges exponentially in the real space as ρ approaches the infinity, which is a nonphysical nature of leaky modes with the ansatz in (1) [14] . The more rapid exponential growth in the xy plane is often associated with the greater leakage. Despite this fact, the parameter α n (ω) can be still utilized to design the BOX. One simply varies t BOX to meet the system specification of α n (ω). The presence of gain in the active region a can compensate the leakage loss and potentially reduce t BOX . The feasibility of such schemes can be evaluated with the transparency gain g tr,n (ω) at which the leakage power of mode n is balanced, namely, the mode seemingly propagates without attenuation. From this point, the transparency gain needs to be attainable in III-V semiconductors. For guided modes, g tr,n (ω) can be estimated by dividing α n (ω) with the confinement factor, which is usually the ratio between some surface integral of modal fields in a and an analogous counterpart in the whole xy plane [33] - [36] . The magnitude of confinement factors reflects how well the modal profile overlaps with the active region a . Despite this intuitive indication, the method of confinement factor does not work for leaky modes because the integral in the whole xy plane is not well-defined due to divergent fields at ρ → ∞. Therefore, we have to directly incorporate the gain effect into calculations of modal fields [37] - [41] .
We solve the wave equation with a permittivity variation in a as follows [40] , [41] :
where f n,k z (r, ω) is the modal field characterized by a given real propagation constant k z and frequency ω; ψ n,k z (ρ, ω) is the associated transverse profile; r (ρ, ω) is the relative permittivity of the WG cross section without loss and gain; U (r) is an indicator function which is unity in a but vanishes elsewhere; and r ,n,k z (ω) is a complex permittivity variation in a . If (3b) is substituted into (3a), the wave equation becomes a generalized eigenvalue problem of ψ n,k z (ρ, ω) with r ,n,k z (ω) acting as the eigenvalue. The eigenvalue r ,n,k z (ω) physically represents the required permittivity variation in a that supports the propagation of mode nwithout attenuation at a designated real k z and ω.
This persistent propagation also implies that the far field of ψ n,k z (ρ, ω) is at most a radiation rather than divergent field.
In our cases, the frequency ω will be set to the target frequency corresponding to the communication wavelength 1.55 μm. To determine the real propagation constant k z , we generalize the procedure in previous works [40] , [41] . The propagation constant k z is fixed to a quantity k z,n (ω) that minimizes the modulus |ω r ,n,k z (ω)|:
Under such circumstances, the quantity r ,n,k z (ω)| k z =k z,n (ω) is nearly an imaginary number with a negative imaginary part. The transparency gain g tr,n (ω) is then calculated from it as g tr,n (ω)
where a (ω) is the relative permittivity of active materials and is set real due to the exclusion of preexisting loss and gain.
Results and Discussions
Different upper bounds on the available gains of In 0.53 Ga 0.47 As bulk and MQWs are adopted. They are picked up based on estimations under carrier densities achievable at moderate to high injection levels. The upper bounds corresponding to the bulk and MQWs are set to 1100 and 3000 cm −1 , respectively. To balance the leakage loss and (much smaller) dissipation due to the top metal, the transparency gain in either case of the bulk or MQWs has to be lower than the associated upper bound.
The parameters of the leaky WG in Fig. 1 which are unaltered in calculations are set as follows: W WG = 1000 nm; W air = 800 nm; t TOX = 300 nm; t c1 = 100 nm; t c2 = 200 nm; t a = 200 nm; and W a = 3000 nm. At 1.55 μm, the refractive indices of Si and SiO 2 are 3.48 and 1.44, respectively, and those of In 0.53 Ga 0.47 As and InP are 3.54 and 3.16. In the case of MQWs, we assume that the active layer is an InGaAsP separate confinement heterostructure (SCH) which contains five wells, each of which is 10 nm in thickness. For simplicity, in both cases of bulk and MQWs, the refractive index of the whole active layer will be set to that of In 0.53 Ga 0.47 As. For the transparency gain g tr,n (ω) of MQWs, we will estimate it by multiplying the bulk counterpart with the ratio between t a and total thickness of MQWs (4 in this case), assuming that the modal field is distributed nearly uniformly in the active layer and is changed little by the SCH.
We first examine two WGs with core (top Si) thicknesses t Si = 170 and 200 nm, respectively. Only the fundamental quasi-TE mode which is the least leaky one is considered. In Fig. 2(a) , we show the leakage loss α n (ω) of this mode as a function of t BOX at the two core thicknesses. The thicker BOX guides modes better, and therefore α n (ω) decreases with t BOX . The leakage loss α n (ω) corresponding to the larger t Si is smaller. Qualitatively, this behavior could be accounted by the round-trip bouncing rate of photons along the vertical (y) direction of the WG cross section. During the propagation along the z direction, the power leakage could be regarded as taking place whenever photons hit the top of BOX and bottom of the TOX in each vertical round trip. For the field tunneling out of the TOX, it is blocked by the top metal and will be mostly reflected back. However, the portion leaking out of the BOX just escapes into the Si substrate and contributes to most of the loss. The thicker t Si implies the longer vertical round-trip time and therefore the less frequent events of leakage, which lowers the leakage loss. Fig. 2. (a) The leakage loss α n (ω) and (b) transparency gain g tr,n (ω) of the fundamental quasi-TE mode versus t BOX at t Si = 170 and 200 nm, respectively. Both α n (ω) and g tr,n (ω) decrease with t BOX . Fig. 3 . The magnitudes |ψ x,n,kz (ρ, ω)| of the fundamental quasi-TE mode at a t BOX of (a) 330 and (b) 250 nm. The thickness t Si is set to 200 nm. The mode is more leaky at the smaller t BOX . Fig. 2(b) shows the transparency gains g tr (ω) of the fundamental quasi-TE mode. The transparency gains of MQWs are larger than those of the bulk due to the less active area that overlaps with modal fields. On the other hand, MQWs can provide the larger material gain than the bulk does and make up for this deficiency. From the intercepts between g tr,n (ω) and gain limits of the bulk and MQWs in Fig. 2(b) , the propagation of fundamental quasi-TE mode in the WG with t Si = 170 nm (200 nm) can be supported as t BOX is beyond 320 to 350 nm (290 to 320 nm). These sizes of the top Si layer and BOX have entered the regime of compact CMOS devices for radio-frequency and analog applications. In this way, the integration of Si photonic devices on the SOI chips with similar dimensions could be facilitated. Fig. 3(a) and (b) shows the normalized magnitudes |ψ x,n,k z (ρ, ω)| of main field components for the fundamental quasi-TE mode at t BOX = 330 and 250 nm, respectively. The thickness t Si of the WG core is set to 200 nm in this case. The leaky fields in the Si substrate is less significant at the larger t BOX . In Fig. 4 , we show the counterparts of Fig. 3 at the smaller core thickness t Si = 170 nm. The basic wave characteristics remain similar. However, as mentioned earlier for Fig. 1(a) and (b) , the leakage loss α n (ω) turns larger as a result of the shorter vertical round-trip time in the presence of the smaller t Si . The more significant leakage loss is reflected as the more leaky field in the Si substrate in Fig. 4 . In addition to the more prominent leakage, the modal profiles in the thinner WG core also penetrate into III-V semiconductors more. As a result, the more remarkable modal profile is distributed closer to the active region, which could enhance the overlap between the modal field and gain media. However, the larger portions of the modal fields in Fig. 4 than those in Fig. 3 may be distributed around the top metal contact. This also increases the metal dissipation from metal contacts and counteract the improved modal confinement.
The leakage loss could be also affected by the curvature radius of the leaky WG. In Fig. 5(a) and (b) , we show the leakage losses α n (ω) of the fundamental quasi-TE mode as a function of the curvature radius R at t BOX = 330 and 250 nm, respectively. At the first thought, the WG bending should increase α n (ω) due to the introduction of an additional loss mechanism. It is indeed the case of t BOX = 330 nm, in which the leakage loss increases from 73 cm −1 in absence of Although the field confinement in the active region is improved, the dissipation from the top metal contact also increases. bending (R → ∞) to 97 cm −1 at R = 1.3 μm. However, the counterpart at the smaller t BOX of 250 nm decreases from 330 cm −1 corresponding to the straight WG to about 297 cm −1 at R = 1.3 μm. In addition to the overall trend of loss increase or decrease, an oscillatory pattern on the leakage loss is also observable as R is varied. From the two modal profiles |e x,n (ρ, ω)| at R = 1.3 μm, which are shown as the insets in Fig. 5 , not only the leaky fields in the Si substrate are bent outward, but also the fields inside the WG core are squeezed toward the outer sidewall and leak into the air region. In fact, one could regard the BOX and sidewall as two channels competing for the leakage loss. At a small curvature radius, if the power leakage from the sidewall is comparable or even more effective than that through the BOX, the leakage loss would increase (in the overall trend) as the curvature radius decreases, which is the case of t BOX = 330 nm. On the other hand, if the leakage through the BOX, such as that at t BOX = 250 nm, has been already significant in absence of bending, distributing the energy to the less effective loss channel of the sidewall at the smaller R tends to lower the power leakage in general. In either case, the curvature-dependent oscillatory pattern on the leakage loss indicates that possibly there are interferences between the two loss channels. For leaky Si photonic WGs with thin BOX layers, the possibility of lowering the leakage loss with WG curvatures might help further reduce the material gain that is required for the loss compensation and will be studied more thoroughly in the future.
In Fig. 6 , we show the transparency gain g tr,n (ω) of the fundamental quasi-TE mode as a function of t Si at t BOX = 300 and 330 nm, respectively. Due to the smaller core size than the effective wavelength in Si (1550/3.48 ≈ 445 nm) and accompanied leakage loss, the transparency gain increases significantly as the core size of Si WGs decreases. The smaller t Si associated with the Fig. 6 . The transparency gain g tr,n (ω) of the fundamental quasi-TE mode versus t Si at t BOX = 300 and 330 nm, respectively. Due to the small WG core, g tr,n (ω) increases rapidly as t Si decreases. intercept between the bulk gain limit and g tr (ω) at t BOX = 330 nm is smaller than the counterpart at t BOX = 300 nm, indicating that the thicker BOX can afford the more significant leakage loss resulted from the higher bouncing rate of photons between the BOX and TOX layers. Due to the better field confinement in the active region of III-V bulk semiconductors and thicker BOX at t BOX = 330 nm, the thickness t Si of the top Si layer could be further lowered to about 153 nm. In fact, if the system could tolerate some loss and only require the partial compensation rather than full restoration for the power level of optical signals, or the gain limit of III-V semiconductors could be increased, the two thicknesses t BOX and t Si might be even reduced. This may further facilitate the integration of Si photonic devices and electronic counterparts based on the PD CMOS technology.
Finally, the effect of TOX layers of the fundamental quasi-TE mode with t BOX = 330 nm is carefully considered. In Fig. 7 , we show the transparency gain g tr,n (ω) of this mode as a function of t TOX for the two core thicknesses (t Si = 170 and 200 nm), respectively. From the intercepts between g tr,n (ω) and gain limits of the bulk and MQWs in Fig. 7 , the propagation of fundamental quasi-TE mode in the WG with t Si = 170 nm (200 nm) can be supported as t TOX is below 280 to 320 nm (247 to 350 nm). Clearly, g tr,n (ω) corresponding to the smaller t TOX is larger. The result infers that when the active region overlaps with modal profiles well, the transparency gain g tr,n (ω) decreases.
Conclusion
We have examined the possibility for the size reduction of BOX and top Si layer in Si photonics using the scheme of semiconductor optical amplifiers. The gain from III-V semiconductors bonded to leaky Si WGs is utilized to compensate the leakage loss of modes in the presence of thin BOX and top Si layer. In this way, the integration between Si photonic and compact CMOS devices for radio-frequency and analog applications on one SOI chip could be facilitated. We calculate the transparency gain as a function of the thickness of BOX for the fundamental quasi-TE mode. With a 170 nm WG core and attainable gains from the semiconductor bulk and MQWs, the propagation of the fundamental quasi-TE mode could be sustained at a thickness of BOX around 320 to 350 nm. Introducing WG bending may increase or decrease the leakage loss, depending on how effective the leakage from the sidewall is at a small curvature radius. Further reductions of the core and BOX sizes to the level of PD CMOS devices are possible if the system does not require the full restoration for power levels of optical signals, or the gain limit of III-V semiconductors could be increased.
